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Pre-Energized Auxiliary Circuits for Very Fast
Transient Loads: Coping With Load-Informed
Power Management for Computer Loads
Zhenyu Shan, Student Member, IEEE, Chi K. Tse, Fellow, IEEE, and Siew-Chong Tan, Senior Member, IEEE
Abstract—The recent development in computer science that the
power demand and required time of code execution can be accu-
rately predicted is paving a path that may lead to a new para-
digm shift in power supply design. Specifically, while the design of
power supplies now normally assumes that load current changes
at random times and with unknown magnitudes (within a range),
future computer loads may communicate with power supplies to
provide information that facilitates power management. Such in-
formation would include the exact times of occurrence of load tran-
sients and their magnitudes. Following this trend of development
where the power supply is “informed” by the load, we propose to
use an auxiliary circuit that generates a slowly rising current prior
to the occurrence of the actual transient. The slowly rising current
can cause the power supply to shift its operation point to a new
level slowly without exhibiting output voltage fluctuation. The ac-
tual load exhibits very fast current transient, but the combination
of actual load and auxiliary circuit behaves as a slowly changing
load which can be dealt with by an ordinary power supply capable
of handling slowly changing load current. Thus, this method essen-
tially buffers the power supply from large and fast transients. Our
proposed approach involves the necessary algorithm for control-
ling the auxiliary circuit in accordance with the information pro-
vided by the microprocessor. The design of the auxiliary circuit is
explained and experimental results for a 1.5 V load with 15 A step
current are provided for verification.
Index Terms—Auxiliary circuit, dc-dc converter, fast transient,
large transient, load-informed power management, micropro-
cessor power supply.
I. INTRODUCTION
P OWER supplies are indispensable parts of many elec-tronic and electrical appliances. Advanced design of
power supplies has developed over the past few decades around
the so-called switching technology. Switching power conver-
sion has become a mature technology that is now being used for
the construction of high-performance power supply systems.
Generally speaking, a switching power supply contains an
assembly of components including power transistors, diodes,
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Fig. 1. Basic mechanism of a power supply to process the load dynamics.
inductors and so on, which is designed to function as a control-
lable current source . In addition, an energy storage element,
i.e., , is paralleled at the output to smooth the output voltage,
as shown in Fig. 1. The usual consideration of the dynamic
performance of a power supply assumes that the load changes
are not known, though the ranges of the extents of load changes
are normally specified. In other words, the power supply is
always trying to cope with a variable load having random
behavior. In a power supply employing a standard voltage
feedback controller, the fundamental principle of regulating the
operating point is based on the measured information at the
output. Then, a negative feedback loop is employed to adjust
the current source in response to any change in the output,
where time delays inevitably exist in the feedback network as
well as the components involved.
Comparing with the linear voltage regulator, the switching
power converter incurs a longer time delay to reach a new op-
erating point following a load change. For instance, the process
may physically involve a change in the current of an inductor.
Referring to Fig. 1, during that delay period, the energy storage
element (capacitor) will need to address the instantaneous im-
balance of and , which will in turn incur overshoots or un-
dershoots of from the reference value. When the load varies
at a low slew rate, a small capacitor would suffice to smooth
out the output voltage. However, when the load varies at a high
slew rate, a larger capacitor is needed to achieve the allowed
small voltage fluctuation. However, large capacitors are unde-
sirable as they add cost to and increase the size of the system.
A practical system where the above problem occurs is
the power supply for microprocessors [1], [2]. A number of
methods have been proposed for tackling this problem. An aux-
iliary circuit that deals with fast transients has been considered,
and its implementation involves connecting an extra energy
transfer path to the load [3]–[16], as shown in Fig. 2(a). This
1549-8328 © 2013 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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Fig. 2. Summary of three auxiliary circuits. (a) Previous auxiliary circuit used in a buck converter to assist load transients, (b) illustration of the paradigm of the
auxiliary circuit cooperating with a behavior predictive load, and (c) proposed pre-energized scheme of the auxiliary circuit with load-informed power.
type of auxiliary circuits can significantly improve transient
performance under high slew-rate output current conditions.
However, such methods do have practical drawbacks. For the
auxiliary circuit to generate the necessary current, the occur-
rence of the load step, either up or down, must be precisely
detected. Techniques for detection of load steps are mainly
based on voltage drop or large-signal change of the current. It
is difficult to implement an accurate detection of the current
step change due to the effect of voltage delay and the finite
bandwidth of amplifier circuits. Furthermore, when the scheme
is implemented using a switching circuit, it is impossible to
generate an ideal step current to deal with very rapid transients
[9]–[16]. Clearly, linear circuits and resistors can be used to
achieve very rapid current steps [3]–[8], but the poor efficiency
is often a price too high to pay.
Recently, a paradigm shift in the design of power supplies has
begun to emerge as advance information about the load change
may become available [17], [18], as illustrated in Fig. 2(b).
Thus, we may conceive new concepts in the use of auxiliary
circuits for providing very fast transient power, where the load
may communicate with the power supply circuit about its future
transient events. In practice, a signal may be sent from the load
to inform the auxiliary circuit about the magnitude and the time
of the next transient. The auxiliary circuit will then prepare the
output current and take an appropriate action to tackle the tran-
sient. In these methods, a switching capacitor or resistance aug-
mentation is utilized to achieve the energy supply or sink. Com-
paring with the switching mode auxiliary circuits mentioned
earlier, these methods will offer very rapid current steps and
generate perfect spike-free responses to fast load transients.
In this paper, we examine the new auxiliary circuit design
paradigm where advance loading information is utilized for
achieving very fast load transient response. We propose a
practical approach to implementing such auxiliary circuits.
Specifically, the auxiliary circuit will start sinking or sourcing
current at a slow rate to pre-energize the power supply before
the load transient occurs. Since the time instant and magnitude
of the load current change are known, the auxiliary circuit may
schedule a suitable start time of the pre-energizing process.
At the instant of the application of the load transient, the
output current of the power supply is hitting the new level
to which the load is heading. At the same time the auxiliary
circuit will remove , switching to the load, as shown in
Fig. 2(c). It should be noted that in the whole process the power
supply is operating independently. Compared with other auxil-
iary-circuit-based methods, no interaction between the power
supply and the auxiliary circuit is required, implying a lower
complexity of the system. In addition, as the load provides a
synchronized signal at the instant of the application of each
transient, exact predictions or detections of the times of the
transients are unnecessary, thus greatly simplifying the design
of the system and enhancing the transient performance.
II. APPLICATION SCENARIOS
As mentioned earlier, a likely consequence of the develop-
ment of load-informed power management is that the micro-
processor can communicate with the auxiliary circuit about the
occurrence of a large current load step before it actually applies
the step. With the prior information, interactions between the
microprocessor and the auxiliary circuit would eliminate the re-
quirement for fast transient capability of the power supply. The
combined auxiliary circuit and load is then connected to an “or-
dinary” power supply which is capable of providing regulated
voltage under small-signal perturbations.
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Fig. 3. The process of core frequency scaling from OS calling the firmware to
the hardware implementation and transient predictions in small time scale.
A. Possibility of Microprocessor Informing Auxiliary Circuit
Dynamic voltage and frequency scaling (DVFS) in practical
microprocessor systems allows the clock frequency and supply
voltage to vary dynamically in response to computational load
requirements. Hence, a microprocessor is able to predict its en-
ergy cost and time duration before the completion of one section
of code execution [19]–[24].
Specifically, the dynamic frequency scaling (DFS) is gener-
ally realized in three stages. First, the operation system (OS)
would send out a command to re-scale the core frequency when
the CPU usage has changed in a significant scale. Second, the
firmware or BIOS (Basic Output Input System) will reconfigure
the clock generator and related registers. Finally, it will take
the hardware circuit several tens of microseconds to change the
clock rate [25]. An illustration of the interactions among OS,
firmware and hardware is shown in Fig. 3. It can be seen that the
whole system needs some time to respond to the power changing
requirement from the OS. Hence, the microprocessor is able to
accurately provide the transient information prior to the tran-
sient that occurs in a small time scale.
Furthermore, the OSmay predict the transients in a large time
scale, as shown in Fig. 4. The ending time of program executions
can be estimated by the OS with the corresponding computa-
tional profile of different applications, i.e., arithmetic calcula-
tions, media playing or file copying. When the heavy computa-
tional load is finished, the computer may immediately enter the
idle/sleep mode. Therefore, the step-down load transients can
be predicted. Likewise, a step load transient will appear after
the application program is triggered by some input signals. In
that case, the OS still needs to prepare for the start-up, e.g., as-
signing software or hardware resources, accessing the source
data and regulating the core frequency. The transient prediction
for power management may also be triggered by the same input
signal. The information would be sent to the auxiliary circuit
with minimum latency.
Observation and estimation of computational requirement for
power management would occupy part of computational re-
source. To address this problem, a special unit may be integrated
in one chip with CPU cores to realize the power management
functions discussed above, as shown in Fig. 5. Also, the control
function of the auxiliary circuit may also be integrated together.
In this case, the communication for load-informed power can be
implemented within one chip.
On the other hand, it is possible to reserve several pins for
communication with auxiliary circuits. For a microprocessor,
Fig. 4. Predict the real (a) ending and (b) starting time of the programme to
give the advance transients information in a large time scale.
Fig. 5. A power management unit operating for load-informing is integrated
with CPU cores.
interaction signals for voltage identifications (VID) are as-
signed for dynamic voltage scaling (DVS) in the traditional
power management system of microprocessors [26]. This
mechanism will facilitate the power supply in suppressing
overshoots. If the VID scheme is removed and replaced by a
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Fig. 6. Microprocessor pins for VID signals can be used for load-informed
power management.
Fig. 7. Scheduling and implementing the auxiliary circuit action by the signal
predicting and indicating transients.
pre-energizing scheme to compensate the transients, the refer-
ence of power supply can be constantly set to the lowest voltage
value and about 10% energy saving may be achieved, assuming
an average of 50% loading [18]. Hence, the pins reserved for
VID function can be used instead to transmit control signals
for the auxiliary circuit, as given in Fig. 6. Null response to
large-signal transients will be tackled by the operation of the
auxiliary circuit [5].
B. Interaction of Actual Load and Auxiliary Circuit
The equivalent load contains the actual load and an auxiliary
circuit, as shown in Fig. 2(c). The current of the actual load, ,
may exhibit an ultra high slew rate but can be predicted before
it is applied. As discussed before, a key feature of the equiva-
lent load is that the actual load sends a signal to the auxiliary
circuit in advance of each occurrence of large load steps. After
receiving that signal, the auxiliary circuit will schedule its ac-
tion by calculations.
The instant when the predictive signal is received is defined
as the time origin. From the signal it can be learned that at the
instant the load transient with magnitude will occur.
Here, the characteristic of vs time is known and denoted as
, where is the start point of circuit actions. When
is expected, then is obtained,
where . Hence, the auxiliary circuit starts its
action at the time instant , as given in Fig. 7. Also,
must be satisfied to give sufficient time for to rise. Here, the
time consumption on calculations for scheduling is omitted.
Prior to the application of the step current in , the auxil-
iary circuit will begin to sink current (denoted as ) during .
The slew rate of must not exceed the allowed limit, denoted
as . When the actual load current step occurs, the power
supply continues to deliver the load current but the auxiliary cir-
cuit ceases to sink instantly, resulting in the delivery of a very
fast transient current to the actual load. Likewise for the case
of opposite polarity, before steps to a lower magnitude,
goes negative gradually and then is cut off simultaneously as
steps down. In other words, the equivalent load connecting
to the power supply is designed to sink/source a controllable
slowly ramping current, making use of an energy buffer circuit
which has prior information about when a rapid load change
would occur.
C. Synchronization Signal to Allow Inexact Prediction
In this prediction method, the actions of load transient and
the auxiliary circuit must be aligned in time. A synchroniza-
tion signal to indicate the occurrence of a load transient will
allow inexact time prediction. The energy consumption of mi-
croprocessors depends on the operation frequency which is dy-
namically scaled and implemented by the hardware. Hence, the
hardware is able to identify the instantaneous clock rates and
naturally provides a synchronous signal with the occurrence of
a transient.
Referring to Fig. 7, if the load generates a fast transient at
instead of , the auxiliary circuit will be triggered by the
synchronization signal to cut off immediately. In this case,
only residual transients, quantified as , need to be taken
care of by the power supply. Furthermore, letting the prediction
inaccuracy of the magnitude be , the load transient taken
by the power supply becomes
(1)
If is obtained, then . The power
supply only needs to address a much smaller amount of transient
, as compared to .
III. IMPLEMENTATION OF AUXILIARY CIRCUIT FOR SUPPLYING
PRE-ENERGIZING CURRENT
A. Auxiliary Circuit Topology
Our design of the auxiliary circuit is shown in Fig. 8 which
consists of five switches, an inductor and a capacitor. Here, is
implemented as a back-to-backMOSFET; and are general
MOSFETs; and are diodes which may incur small power
loss during the energy recovery cycles. Four operation stages
can be identified, i.e., and , for the two types
of load steps, as explained in Fig. 9. Detailed waveforms of
the auxiliary circuit are given in Fig. 10. Stages and are
employed for step-up load currents, whereas and are for
step-down load currents.
1) Stage : At , the auxiliary circuit, turning on
and at the same time, begins to sink current gradually
from the power supply and stores energy in . Hence, the slew
rate of is programmable by choosing the inductance of .
2) Stage : When catches up with the load step
with the same amount of step appearing in , the circuit
enters stage . At , which is the beginning of drops to
zero immediately, canceling out the positive transient of at
SHAN et al.: PRE-ENERGIZED AUXILIARY CIRCUITS FOR VERY FAST TRANSIENT LOADS 641
Fig. 8. Schematic diagram of auxiliary circuit to provide prior slow sloping
current.
Fig. 9. Switch topologies of the auxiliary circuit. (a) Stage and (b) stage
are for step-up load currents, and (c) stage and (d) stage are for step-down
load currents.
. In this stage, the energy stored in during is transfer-
ring to through and . This stage will end at , when
has declined to zero.
3) Stage : The start time of this stage, , can be
calculated once the microprocessor has provided the prior in-
formation of negative load step. Similar to , when the circuit
enters stage , the auxiliary circuit generates an increasingly
negative , while releasing energy from . Different from ,
however, the trajectory of will never be quasi-linear, but be-
comes quasi-sinusoidal as a result of an oscillation. The
slew rate of depends on the values of and , and the
initial voltage of at .
4) Stage : At the start of this stage, has reached
the level of . Switch will be open to cut off , and
Fig. 10. Waveforms of the auxiliary circuit for the four operating stages for
stepping up at and down at .
hence current in will start to flow through the closed switch
to . Hence, the transients in and counteract each
other at . Then, will decline to zero at , which is the end
of this stage.
B. Operating Principles
First, as presented in Section III-A1, in stage is equal
to , which is given as
(2)
where is the dominant parasitic resistance in topology
and equal to the sum of turn-on resistances of the two switches
and the ESR of . In stage flows through to the
load giving a negative quasi-sinusoidal , which is given by
(3)
where
(4)
and is the dominant parasitic resistance in topology .
Since in the current starts from zero, is in the phase
range , as depicted in Fig. 11.
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Fig. 11. Sinusoidal inductor current in the auxiliary circuit starts and ends at
certain phase angle with different magnitudes.
TABLE I
PARAMETERS OF POWER SUPPLY AND LOAD FOR AUXILIARY CIRCUIT DESIGN
C. Parameters Constraints From and
From the definitions of and shown in Table I,
in order to achieve a null response to large load current tran-
sients, the auxiliary circuit should be designed to satisfy
(5)
and
(6)
in and , respectively. When the auxiliary circuit is sinking
current in , the slew rate of is given as
(7)
Thus, the inductance value should be limited as
(8)
In , releasing current to the load, the slew rate of will
take the form as
(9)
from which the limitation for can be derived as
(10)
and
(11)
Moreover, considering , (4) is limited as
(12)
D. Determination of Parameters
The value of determines the slew rate of at , as
observed from (9). Hence, lowering will reduce the in-
terference of for the power supply. However, a lower
means that a larger capacitor is required, since in , the en-
ergy requirement will be covered by the energy released by ,
which is given as .
With determined, (5) and (11) are used as the lower
bound of , i.e.,
(13)
Furthermore, from (12), the constraint for can be derived
as
(14)
where needs to be sufficiently smaller than
so as to make approach 1. To determine
the time instants of the switching actions, we refer to Fig. 10.
Specifically, the time instants and (duration being equiva-
lent to in Fig. 7) will be provided to the auxiliary circuit. The
auxiliary circuit can readily calculate the switching time instant
from (2) and from (3) (duration being equivalent to in
Fig. 7) using
(15)
and
(16)
where represents the inverse function of in (3) which
has no analytical solution. In practical applications, and can
be obtained by using a look-up table that contains the off-line
numerical calculation results of (2) and (3) to reduce the on-line
calculations.
IV. ALTERNATIVE PRACTICAL IMPLEMENTATION
A. Practical Trade-Offs
The proposed pre-energizing strategy and auxiliary circuit
scheme aims to achieve null response in to fast current tran-
sients. In practice, most applications allow some voltage fluc-
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Fig. 12. Allowed fluctuation of , e.g., % band, incurred by the with
the slew rate of .
tuation in , while size, cost and efficiency remain the key
considerations.
The solution presented in Section III requires a large inductor
and a large capacitor in order to achieve an ideal performance.
Smaller values of and require larger capacitors,
as can be seen from Fig. 13. For applications involving 15 A
current transients, for instance, increasing to 12 V may
reduce the value of to 0.3 mF, but it also increases to
100 Hwhich would still take up a significant space. From (13),
applying with higher slew rates than and will
necessitate a smaller inductance of leading to an increase in
the voltage deviation of . Also, is used to define the
fast load current which would control the maximum voltage de-
viation, as shown in Fig. 12. Moreover, applying a faster current
slope (as determined by ) and increasing may not
decrease to an accepted range.
To reduce the size of storage elements, a practical approach
is to operate the auxiliary circuit in switching mode, emulating
the linear ramping currents in stages and with switching
ramps, as illustrated in Fig. 14 [27], [28]. Specific arrangements
are explained in the next subsection.
B. Alternative Switching Scheme
In the two time durations and should be
ramping up and down, respectively, at a sufficiently low rate.
The strategy described in Section III employs two topologies
corresponding to stages and to achieve the required
function.
As discussed above, implementing stages and in
switching mode would reduce the size of significantly. Our
approach is to switch between and , and the required
ramping current (up or down, as appropriate) can be achieved
in the average sense by controlling the duty cycle, as illustrated
in Fig. 14. To avoid confusion, we denote the ramp-up stage
(originally ) as , and the ramp-down stage (originally
) as . Also, for brevity, we denote given in
(7) and (9) as and . It should be noted that even when
and are much larger than what is required, the duty
cycle (ratio of durations of and ) can be programmed to
generate with the needed slew rate of and for
and , as illustrated by the dash line in Fig. 14. The
original time durations [ ] and [ ] will be replaced by
the durations of stages and , respectively.
Fig. 13. Value of versus (a) in V and V or
(b) in V, A and A/ s.
Fig. 14. Waveforms of during (a) and (b) using
high-frequency switching mode implementation.
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Fig. 15. Schematic diagram of experimental prototype.
During and , the duty cycles of the auxiliary cir-
cuit, and , can be derived as
(17)
and
(18)
assuming that and is approximately constant
during a switching cycle.
C. Circuit Design
In this alternative implementation of the auxiliary circuit,
and are determined by the upper limits of the switching rip-
ples, , and the expected value of and .
First of all, is chosen as discussed in Section III-D.
Second, the switching frequency is chosen according to the
driving technique and devices used, and is normally several
hundreds of kHz to one MHz. Third, can be designed by
considering the ripple magnitude of which should be limited
by the ripple band of the main converter. Fourth, is designed
to store sufficient energy that is released during , i.e.,
(19)
where . Hence, is
given as
(20)
TABLE II
PARAMETERS OF THE DC-DC SYNCHRONIZED BUCK CONVERTER
(WHICH SERVES AS THE EXTERNAL POWER SUPPLY TO THE LOAD)
D. Voltage Control of
As mentioned before, at the instant of , the auxiliary cir-
cuit should guarantee that is charged adequately for use in
. However, is related to past operations of the aux-
iliary circuit. A worst case is that the load generates step-down
transients and slow ramp-up currents. In that case, will get
smaller due to operation for the step-down transients. Even in a
general situation, the magnitudes of positive and negative fast
transients are not always symmetrical, which would makes
drift toward one direction. Applying or to generate small
is able to regulate to a suitable level, when the auxiliary
circuit is not operating for transients. The suitable level for
is related to the instantaneous load current. An effective scheme
to set the suitable has been described in [29], and has been
adopted in the prototype.
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Fig. 16. Response comparisons for a 10 A transient between the system with
and without using the proposed method. (a) Waveforms of the system with
Auxiliary Circuit I, (b) enlargement of (a) near and , and (c) waveforms
of the system without the method.
V. EXPERIMENTAL VALIDATION
In this section, an experimental prototype is constructed to
validate the proposed method. A low voltage and high current
load (1.5 V and 20 A (max)) is selected to emulate a prac-
tical microprocessor load. The power supply is a synchronous
dc-dc buck converter, whose circuit parameters are shown in
Table II. It is a high performance converter, and is capable of
handling load current slew rates of up to A/ms and
A/ms without voltage fluctuation, or
TABLE III
PARAMETERS OF AUXILIARY CIRCUIT I
TABLE IV
PARAMETERS OF AUXILIARY CIRCUIT II
A/ms with voltage fluctuation within % of 1.5 V. In this
paper, the original implementation with ideal performance but
large components (Auxiliary Circuit I) and the switching im-
plementation with small components but limited voltage spikes
(Auxiliary Circuit II) are constructed to validate the method.
A. Prototype Design
The prototype comprises a general converter, a dummy load,
and a digital controller to emulate a computer load, and it also
performs as the proposed power management unit to provide
advance loading information and control the auxiliary circuit.
The schematic diagram is shown in Fig. 15.
A traditional type-II compensation strategy is utilized in this
converter. The dummy load is capable of generating 0–15 A
transients at 20 A/ s by a resister bank. Switching actions of
the resister bank are controlled by the digital micro-controller.
When the load prediction signal comes, the digital controller
will schedule time instants , or . When the switching actions
are taken at or , the auxiliary circuit will operate synchro-
nously, and another indication signal is generated to represent
the information from the load. In this prototype, the dummy load
and the auxiliary circuit are controlled by one controller which
validates the idea in Fig. 5 for integrating the power manage-
ment unit with the computer. It should be noted that the infor-
mation signal in Figs. 16(a) and (b) is used to demonstrate the
load-informed power management and monitor the operation of
the prototype.
Two auxiliary circuits are constructed. The parameters are
given in Tables III and IV. In Auxiliary Circuit I, the minimum
capacitor for V is 0.02 F. To allow for conduction
loss and current leakage, is chosen as 1 F/5 V. Thus, the size
of the capacitor is still very large. Hence, this solution remains
illustrative but understandably impractical. The advantage for
this circuit is that a high speed controller is not necessary, and
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Fig. 17. Response comparisons for a 15 A transient between the system with
and without using the proposed method. (a) Waveforms of the system with
Auxiliary Circuit II, (b) enlargement of (a) near and , and (c) waveforms
of the system without the method but with an additional 220 F filter capacitor.
the turn-on duration is several milliseconds for a 15 A transient.
The driving loss is reduced but the conduction loss is increased
due to the long operation time for a given transient.
In Auxiliary Circuit II, similar to Auxiliary Circuit I, the dig-
ital controller is responsible for providing and the enable sig-
nals of and . The duty cycles in stages and are
controlled by a digital logic module (CPLD in Fig. 15). Since
is always varying during the above two stages, a strategy
Fig. 18. Effects of the auxiliary circuit generating a magnitude mismatched
current for (a) step-up load current, and (b) step-down load current.
implemented within the digital logic module can be used to gen-
erate the incremental duty cycles, i.e., and , during
and . The digital controller will capture the voltage signal
of , and whenever the voltage is running beyond the spec-
ified range, a voltage adjustment will be enabled. In this sce-
nario, will be turned on first, then and are turned on
alternately, charging or discharging accordingly [29].
B. Experimental Results
The effectiveness of Auxiliary Circuit I is illustrated in
Fig. 16. The use of the auxiliary circuit can effectively suppress
the voltage fluctuation, reducing the magnitude of the output
voltage fluctuation from 200 mV to 60 mV.
When Auxiliary Circuit II is applied, the voltage fluctuation
is increased, as shown in Fig. 17. A faster rate of change in ,
both positive and negative, has been shown to cause about 15
mV of voltage fluctuation. In addition, the switching ripple of
the auxiliary circuit generates very small voltage fluctuation in
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Fig. 19. Experimental measurements of efficiency degradation in the proposed
method using Auxiliary Circuit I and II, where the magnitude of transients is
15 A and the mean load current is 7.5 A.
. Here, Auxiliary Circuit II is able to suppress the magnitude
of the output voltage fluctuation from 200 mV to 75 mV.
The analysis about the effect of inexact prediction has also
been validated in this experiment. Specifically, we let the auxil-
iary circuit receive a prediction of 10 A step-up transient while
a 15 A transient actually occurs. The same condition can be
caused by a prediction error of the instant of the application of
the transient, i.e., when the auxiliary circuit receives a predic-
tion of 15 A transient while the transient occurs earlier than pre-
dicted, for instance, at the instant when reaches 10 A. There-
fore, in this case, a 5 A fast transient exists at , as reported
in Fig. 18(a). Likewise, we can emulate a prediction error in the
step-down transient. The result shows a 5 A mismatch in and
, as shown in Fig. 18(b). For both cases, an acceptable voltage
fluctuation of less than 90 mV is measured.
As with other auxiliary circuit schemes, the proposed method
leads to converter efficiency degradation, as shown in Fig. 19.
When the transient repetition rate is high, Auxiliary Circuit I in-
curs significantly more loss than Auxiliary Circuit II. The power
losses are mainly from the conduction loss in the former scheme
and additionally from the switching loss and magnetic compo-
nents’ loss in the latter scheme. Since the operation duration of
Auxiliary Circuit I is much longer than that of Auxiliary Cir-
cuit II, the former has a poor efficiency. To solve this problem,
two strategies are given. One is to apply MOSFETs with lower
which is proportional to the amount of dissipation and
replace by two MOSFETs in Auxiliary Circuit I, where
these two switches are turned on for a relatively long dura-
tion. The other strategy is to use a high-performance main con-
verter that can cope with fast dynamic response, i.e., with higher
, to reduce the operation duration of the auxiliary circuit.
In addition, we note that the power loss is independent of the
mean load current level. For applications having a higher mean
value of load current but same transient current, the effect on the
efficiency degradation incurred by the auxiliary circuit would
become insignificant.
In this experiment, although some characteristics (e.g., power
and transient slew rate) of the prototype do not fully resemble
the real microprocessor power system (e.g., hundreds of watts
and hundreds of A/ s), the experimental result clearly validates
the effectiveness of the proposed design in obtaining a response
to large signal transients with insignificant voltage fluctuation.
VI. CONCLUSION
A method using auxiliary circuit to achieve null response to
fast transients in a power supply system has been discussed in
this paper. The idea has been inspired by a basic design par-
adigm shift requiring the load to provide real-time informa-
tion about its power consumption dynamics. Then, the auxil-
iary circuit provides slowly rising current to pre-energize the
power supply prior to actual load steps, cooperating with ad-
vance notice from the load. Such a development trend seems to
be highly promising as the design of the associated power man-
agement circuits and systems can be desirably facilitated and
the performance specifications can be more readily met. Thus,
our idea transpires a possible future development of micropro-
cessors which sees the inclusion of an auxiliary power circuit
as a standard integrated part and the use of predictable load de-
mand information for achieving the required power supply func-
tions. In this paper we propose two specific implementations
of the method and demonstrate their feasibility in a practical
environment.
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